Multi-core RISC-V simulator based on ArchC. Provide the software synchronization utility for the user